

Notice of References Cited	Application/Control No. 10/826,198	Applicant(s)/Patent Under Reexamination BREWER, SYMON	
	Examiner Linda Wong	Art Unit 2634	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,663,991	09-1997	Kelkar et al.	375/376
	B	US-6,528,982	03-2003	Yanagisawa et al.	324/76.77
	C	US-2005/0069031	03-2005	Sunter et al.	375/224
	D	US-6,782,353	08-2004	Suzuki, Seiya	702/190
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"FPGA and CPLD Architectures: A Tutorial", Summer 1996, IEEE Design and Test of Computers, Vol. 13, No. 2, page 43, 51-53
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.